Searches titles, sections and text. ↑ ↓ to move, Enter to open, Esc to close. Opens with / or Ctrl+K.

    Contact

    Open Source RISC-V® Trace Encoder and its Ecosystem

    The open-source RISC-V® trace encoder and its ecosystem: reference decoder, CTXP format, FPGA demonstrator, Trace-Link IP, TRISTAN project.

    Note: C-Trace has recently been renamed to CEDARtools.TraceEncoder (CTTE). This page stays available for existing references; the current product pages live at CEDARtools.TraceEncoder.

    Architecture overview: RISC-V® core with CEDARtools.TraceEncoder, trace transport, on-chip event processing, and off-chip export - standard interfaces end to end.
    Architecture overview: RISC-V® core with CEDARtools.TraceEncoder, trace transport, on-chip event processing, and off-chip export - standard interfaces end to end.

    CEDARtools.TraceEncoder

    Open source Nexus trace encoder, implemented in SystemVerilog.

    GitHub · CTTE product page

    Reference Decoder - NexRv

    Software Nexus decoder with support for CEDARtools.TraceEncoder specific messages - fork from riscv-nexus-trace/refcode.

    GitHub

    CTXP Format Specification

    Universal trace format for architecture-agnostic trace analysis. Text and binary encoded. Including all common low level trace event types.

    GitHub

    FPGA Demonstrator

    Integrates a RISC-V® CPU with the trace encoder to demonstrate various use cases.

    GitHub

    Trace-Link for TSN / Ethernet; packages the trace payload into UDPv4.

    GitHub

    TRISTAN Project

    Large EU project to expand, mature and industrialize the European RISC-V® ecosystem.

    This work was developed as part of the TRISTAN project, a European Union research initiative involving 46 partners to advance the RISC-V® ecosystem. The TRISTAN project, nr. 101095947 is supported by Chips Joint Undertaking (CHIPS-JU) and its members Austria, Belgium, Bulgaria, Croatia, Cyprus, Czechia, Germany, Denmark, Estonia, Greece, Spain, Finland, France, Hungary, Ireland, Iceland, Italy, Lithuania, Luxembourg, Latvia, Malta, Netherlands, Norway, Poland, Portugal, Romania, Sweden, Slovenia, Slovakia, Turkey. See tristan-project.eu for more information.

    Chips Joint Undertaking Flag of the European Union

    RISC-V® is a registered trademark of RISC-V International. Accemic Technologies GmbH is not affiliated with, endorsed by, or certified by RISC-V International.