Archive for category: News

Hunting Heisenbugs While You Sleep: Agentic Debugging with Hardware Trace

How AI agents turn embedded trace from a last-resort tool into a tireless overnight bug hunter.


The Hunt

Every embedded engineer has said this sentence – or at least thought it, somewhere around 2 a.m., staring at a system that has been running flawlessly ever since the debugger was attached. The crash is real: roughly once every few hours, never in the lab, always at the customer. But the moment you look, it’s gone.

Welcome to the Heisenbug: a failure that changes its behavior – or disappears entirely – the moment you try to observe it. Add a printf, and the timing shifts just enough to hide the race condition. Set a breakpoint, and the interrupt that caused the problem never fires in the same order again. The very act of looking destroys the evidence.

These bugs are rare, intermittent, and timing-sensitive. They are also the most expensive bugs in embedded development, routinely eating days or weeks of senior engineering time. Not because they are intellectually harder than other bugs, but because hunting them is a brutal exercise in patience.

Trace sees everything – without touching anything

There is a tool built precisely for this problem: embedded trace.

Modern processors can stream out a complete record of what they execute – every branch, every function call, often with cycle-accurate timestamps – through dedicated on-chip trace infrastructure (Arm® CoreSight™, TriCore™ MCDS, Intel®-PT). The key property: trace is non-intrusive.

The core runs at full speed, timing stays untouched, and the bug has nowhere to hide. You are not asking the software to report on itself; you are watching what the silicon actually did.

Classic trace tools capture into a buffer and stop – and with an intermittent bug, the interesting moment has usually wrapped out of the buffer long before anyone looks. Tools like CEDARbox avoid this by processing the trace stream live, with flexible trigger conditions deciding what deserves a closer look – while the target keeps running.

This is a fundamentally different kind of insight than logging or debugging:

  • printf changes timing and only shows what you thought to print.
  • Breakpoints stop the world – fatal for timing bugs.
  • Trace records reality, passively, at full speed.

For a Heisenbug, trace isn’t just the best tool. It is arguably the only honest one.

So why isn’t everyone using it every day?

Because the workflow is tedious. Here is what a manual trace-based bug hunt actually looks like:

Each loop iteration costs engineer attention: waiting, reconfiguring, staring at waveforms and instruction streams. After iteration five, fatigue sets in. After iteration fifteen, the hunt gets postponed “until we have time.” The bottleneck was never the tool’s capability – it was the human patience required to drive it.

Agents can drive that loop now

This is exactly the shape of problem that AI coding agents have become good at: a closed loop of hypothesize → configure → run → observe → refine, executed through well-defined tools.

  • The agent sets a broad trigger, captures, and inspects the summary.
  • Nothing conclusive? It narrows the trigger condition and runs again.
  • A near-miss? It forms a hypothesis (“the lockup correlates with this ISR preempting that driver call”) and designs the next capture to confirm or kill it.
  • It keeps a log of what it tried, what it ruled out, and why.

The agent doesn’t get tired at iteration fifteen. It runs iteration two hundred at 3 a.m. and greets you in the morning either with a root-cause candidate – backed by actual trace evidence – or with a systematically narrowed search space and a clean summary of everything that has been ruled out. Either outcome beats where you were the evening before.

Two things make this combination work, and both matter:

  1. Infinite patience. The economics of the loop change completely when iterations are free.
  2. Non-intrusive observation. This one is easy to miss: an agent that debugs by inserting printf statements just automates the Heisenberg problem. It would be chasing a phantom of its own making, at scale. The agent needs eyes that don’t disturb the system – and that is precisely what hardware trace provides.

The engineer’s role shifts, but doesn’t shrink: you define the mission, review the evidence, and make the judgment call. The agent takes over the part of the job that was never a good use of your brain – the waiting and the knob-turning.

What this looks like in practice

The setup will look familiar to anyone who runs a hardware-in-the-loop bench:

A standard test environment (power control, I/O, UART) drives the embedded target. A CEDARbox sits on the target’s trace port and watches the full instruction flow – live, non-intrusively, for hours or days if needed. And on the control PC, a coding agent orchestrates everything through callable tools: power-cycle, flash, apply stimulus, configure triggers, capture, analyze. CEDARbox’s interface is built for exactly this kind of caller – designed to be driven by machines, so the integration is a thin wrapper rather than a scripting project.

In short: the test environment provides the hands, the trace tool provides the eyes, and the agent provides the patience.

Where this is heading

The overnight bug hunter is just the entry point. The same loop, pointed at every commit, turns into something bigger: continuous verification on real hardware, where an agent compares each build’s trace against the last known-good run – and suddenly timing regressions become first-class, catchable bugs instead of slow-motion surprises. The same always-on observation yields a byproduct that normally costs a dedicated campaign: real code coverage from real execution, accumulated over hours or days of operation – not minutes of instrumented test runs.

Trace infrastructure was designed for human eyes. It may turn out that its most important audience was always going to be machines.


Curious what this could look like on your hardware? Book a short demo and we’ll show you how CEDARtools cuts the time – and cost – of finding the bugs that resist everything else.

ADTC / EDA Workshop 2026: C-Trace — An Open-Source RISC-V® Trace Encoder and its Ecosystem

Albert Schulz presented “C-Trace — An Open-Source RISC-V® Trace Encoder and its Ecosystem” at this year’s ADTC / EDA Workshop 2026.

In the presentation, he introduced C-Trace, Accemic’s open-source, standards-compliant RISC-V® trace encoder developed within the European TRISTAN project. C-Trace addressed a key gap in the RISC-V® ecosystem: a production-grade, standards-based trace encoder enabling non-intrusive observation of real program execution, timing, coverage, and fault-analysis evidence for safety- and security-critical systems.

The talk also highlighted how C-Trace integrated with standard RISC-V® trace interfaces end to end, from the Trace Ingress Port and Trace Control Interface to Nexus 5001™-compliant output streams, and how it connected to the wider trace ecosystem, including decoders, FPGA demonstrators, CEDARtools®, and analysis tools.

C-Trace was presented as part of Accemic’s contribution to the TRISTAN project and is planned to be released as open source at the end of the project in mid-2026, together with a decoder and FPGA reference demonstrator.

Albert Schulz presenting C-Trace at ADTC / EDA Workshop 2026.

© Accemic Technologies GmbH. All rights reserved. RISC-V® is a registered trademark of RISC-V International. Nexus 5001™ and IEEE-ISTO 5001™ are trademarks of the IEEE Industry Standards and Technology Organization. CEDARtools® is a registered trademark of Accemic Technologies GmbH. All other trademarks are the property of their respective owners.

ERTS 2024: Multi-core WCET Analysis Using Non-Intrusive Continuous Observation

We are proud to have Daniel Kästner (CTO of AbsInt) present our joint paper “Multi-core WCET Analysis Using Non-Intrusive Continuous Observation” at this year’s ERTS Congress in Toulouse.

In this paper we explain how the product bundle CEDARtools & TimeWeaver helps our customers to fulfill the objectives “MCP_Resource_Usage_3“, “MCP_Resource_usage_4“, “MCP_Software_1“, and “MCP_Software_2” objectives of EASA AMC-20-193.

The paper can be downloaded here.

Traditional approach: All trace snippets are stored and processed. Observation time depends on trace buffer size.

New approach: Only pre-qualified trace snippets are stored and processed. No limitation in observation time.
Comparison of presented new approach vs. traditional trace captures.

Presentation at Software Quality Days 2022

Finally meeting people again sounds pretty exciting to us. The Software Quality Days 2022 in the Austria Center Vienna with the main topic “What´s The Next Big Thing in Software Engineering and Quality?” will take place 17.-19. May 2022.

We are happy to meet existing and future clients at our stand together with our partner Martin Heininger from Heicon, with whom we will present on the topic of structural coverage on higher test levels. If you are interested in the presentation topic, we from Accemic, are happy to welcome you at our stand to talk about your questions.

To book your ticket, we offer you a convenient link to the Software Quality Days 2022. If you want a discount get in touch with us to get a promo code.

We look forward to see you in Vienna.

Everything you always wanted to know about Embedded Trace

After having many of our colleagues explain again and again what “embedded trace” actually is and how essential this great feature is for the development, testing and debugging of embedded systems, we have summarised an overview for you in an article that was published on Feb 15 2022 in IEEE. We thank our co-authors from the Virginia Commonwealth University for the great cooperation for this article.

You missed our presentation at DEVCON?

A few weeks ago the mipi DEVCON was held virtually giving you the opportunity to see our presentation if you did not have the time to make it at DEVCON. Alexander Weiss and Thomas Preussler shared their knowledge of continuous online analysis of embedded trace data for safety critical systems as well as the benefits to online processing in contrast to the challenges of compressed MIPI trace protocols.

Participation as Speaker at DEVCON

This year the mipi DEVCON will be held from Sept 28-29 2021 virtually. Alexander Weiss and Thomas Preussler will have the opportunity to present their competent insights into the option of continuous online analysis of embedded trace data for safety critical systems. This also includes highlighting the benefits to online processing in contrast to the challenges of compressed MIPI trace protocols. Their presentation time slot starts at 7.35 am on Sept 29.

Join us at mipi DEVCON or get directly in touch with us for more information.

Accemic Technologies presents at mipi DEVCON

The biggest hurdle in finding problems in complex processors and thus fixing them, is the huge amount of data that needs to be analyzed without intruding into system and thus compromising the system as such. In their presentation on Sept 29 2021 at 7.35 am during mipi DEVCON, which will take place from Sept 28-29, Alexander Weiss and Thomas Preußler of Accemic Technologies will present the advantages of online analysis of the relevant trace data and show how this constitutes the basis for analyzing multicore processors in future. If this is interesting to you, but you cannot make it to the presentation, get in touch with us to get more information.

Accemic Technologies Finalist in Business Plan Competition Munich 2021

This year, Accemic Technologies invested some time and effort to produce a consistent and appealing concept in form of a business plan to get feedback on where the idea to hit the market is standing at. This plan was entered at the BayStartUP competition Munich with a price from 5.000 EUR-15.000 EUR for the 3 winners.

From 83 applicants who had to put together their ideas and present these in front of a jury in several stages, Accemic Technologies had a convincing concept that brought it to be among the 8 finalists who were gathered on a live event on 22.072021 to expect the final evaluations. Accemic Technologies is happy about the results and said they learned that the concept which is very complex to understand for non-software specialists will need an improved visualization for listeners to stand against cancer treatment and financial platforms, which are easier to understand for judges. Accemic big picture is to have their patented hardware-software implemented in every complex device world-wide.

Accemic among Speakers of Software Quality Days 2022

In the upcoming year the already known Software Quality Days will take place again. This convention is one of the most important ones in Europe if it comes to Software Quality in the Software-Cycle as a whole.

In 2022 the convention will take place under hygiene regulations according to the then then standards in the Austria Center Vienna. Accemic Technologies is proud to hold a speech in the field of Embedded Testing on the first conference day (21.1.2022). The title of the speech is “structural test on higher levels” and will start at 2.35pm. We are more than happy that Accemic Technologies will among the speakers of the Software Quality Days and will be able to show its knowledge on this day.

Accemic
Privacy Overview

This website uses cookies so that we can provide you with the best user experience possible. Cookie information is stored in your browser and performs functions such as recognising you when you return to our website and helping our team to understand which sections of the website you find most interesting and useful.